


Features

- Operating voltage: 2.2V~5.5V
- Low power consumption
 - Operation: 5mA max.
 - Standby: 5µA max.
- Internal organization: 512×8
- 2-wire serial interface
- Write cycle time: 5ms max.
- Automatic erase-before-write operation

General Description

The HT24LC04 is a 4K-bit serial read/write non-volatile memory device using the CMOS floating gate process. Its 4096 bits of memory are organized into 512 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where

Block Diagram




• Partial page write allowed

- 16-byte page write modes
- Write operation with built-in timer
- Hardware controlled write protection
- 40-year data retention
- 10⁶ erase/write cycles per word
- Commerical temperature range (0°C to +70°C)
- 8-pin DIP/SOP package

low power and low voltage operation are essential. Up to four HT24LC04 devices may be connected to the same two-wire bus. The HT24LC04 is guaranteed for 1M erase/write cycles and 40-year data retention.

Pin Assignment





Pin Description

Pin No.	Pin Name	I/O	Description		
1~3	A0~A2	I	Address inputs		
4	VSS		Negative power supply		
5	SDA	I/O	Serial data inputs/output		
6	SCL	I	Serial clock data input		
7	WP	I	Write protect		
8	VCC		Positive power supply		

Absolute Maximum Ratings

Operating Temperature (Commercial)	
Storage Temperature	–50°C to 125°C
Applied V_{CC} Voltage with Respect to VSS	V _{SS} –0.3V to V _{CC} +6.0V
Applied Voltage on any Pin with Respect to VSS	$$V_{SS}$=0.3V to V_{CC}$=0.3V$

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=0°C to 70°C

Symbol	Parameter	Т	est Conditions	Min.	Тур.	Max.	Unit
	Parameter	Vcc	Conditions	wiin.			
V _{CC}	Operating Voltage			2.2		5.5	V
I _{CC1}	Operating Current	5V	Read at 100kHz		_	2	mA
I _{CC2}	Operating Current	5V	Write at 100kHz		_	5	mA
VIL	Input Low Voltage	_		-1	_	0.3V _{CC}	V
VIH	Input High Voltage	_		0.7V _{CC}	_	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	2.4V	I _{OL} =2.1mA		_	0.4	V
ILI	Input Leakage Current	5V	V _{IN} =0 or V _{CC}		_	1	μA
I _{LO}	Output Leakage Current	5V	V _{OUT} =0 or V _{CC}		_	1	μA
I _{STB1}	Standby Current	5V	V _{IN} =0 or V _{CC}		_	5	μA
I _{STB2}	Standby Current	2.4V	V _{IN} =0 or V _{CC}		_	4	μA
C _{IN}	Input Capacitance (See Note)	_	f=1MHz 25∘C	_		6	pF
C _{OUT}	Output Capacitance (See Note)		f=1MHz 25₀C			8	pF

Note: These parameters are periodically sampled but not 100% tested



A.C. Characteristics

Ta=0°C to 70°C

Sympol	Parameter	Standard Mode*		V _{CC} =5V±10%		Unit	Remark	
Symbol	Parameter	Min. Max.		Min.	Max.	Unit	Remark	
f _{SK}	Clock Frequency		100	_	400	kHz		
t _{HIGH}	Clock High Time	4000		600	_	ns		
t _{LOW}	Clock Low Time	4700		1200		ns	_	
t _r	SDA and SCL Rise Time		1000		300	ns	Note	
t _f	SDA and SCL Fall Time		300		300	ns	Note	
t _{HD:STA}	START Condition Hold Time	4000		600		ns	After this period the first clock pulse is generated	
t _{SU:STA}	START Condition Setup Time	4000		600		ns	Only relevant for repeated START condition	
t _{HD:DAT}	Data Input Hold Time	0		0		ns		
t _{SU:DAT}	Data Input Setup Time	200		100	_	ns		
t _{SU:STO}	STOP Condition Setup Time	4000		600		ns		
t _{AA}	Output Valid from Clock		3500		900	ns		
t _{BUF}	Bus Free Time	4700		1200		ns	Time in which the bus must be free before a new transmission can start	
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)		100		50	ns	Noise suppression time	
t _{WR}	Write Cycle Time		5		5	ms		

Note: These parameters are periodically sampled but not 100% tested

 * The standard mode means V_{CC}=2.2V to 5.5V

For relative timing, refer to timing diagrams

Functional Description

• Serial clock (SCL)

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial data (SDA)

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

• A0, A1, A2

The HT24LC04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is not connected. (The device addressing is discussed in detail under the Device Addressing section).

• Write protect (WP)

The HT24LC04 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to the

 $V_{\text{SS}}.$ When the write protect pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following table.

WP Pin Status	Protect Array	
At V _{CC}	Full Array (4K)	
At V _{SS}	Normal Read/Write Operations	

Memory Organization

 HT24LC04, 4K Serial EEPROM Internally organized with 512 8-bit words, random word addressing requires a 9-bit data word address.

Device Operations

Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition. Start condition


A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.




Device Addressing

The 4K EEPROM devices require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are the A2, A1 and A0 device address bits for the 1K/2K EEPROM. These three bits must compare to their corresponding hard-wired input pins.

The 4K EEPROM only use the A2 and A1 device address bits with the third bit as a memory page address bit. The two device address bits must compare to their corresponding hardwired input pins. The A0 pin is not connected. The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.



Write Operations


Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

Page write

The 4K device is capable of 16-byte page writes. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition.


The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location (refer to Page write timing).





Acknowledge polling

To maximize bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.



Acknowledge Polling Flow

Write protect

The HT24LC04 has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24LC04 is used as a serial ROM.

Read operations


The HT24LC04 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition (refer to Current read timing).

Random read


A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition (refer to Random read timing).






Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.








Timing Diagrams

Note: The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.



Package Information

8-pin DIP (300mil) Outline Dimensions








Symbol	Dimensions in mil					
Symbol	Min.	Nom.	Max.			
A	355	_	375			
В	240	_	260			
С	125		135			
D	125		145			
E	16		20			
F	50	_	70			
G	_	100	_			
Н	295		315			
I	335	_	375			
α	0°	_	15°			



8-pin SOP (150mil) Outline Dimensions





Symbol	Dimensions in mil						
	Min.	Nom.	Max.				
А	228		244				
В	149		157				
С	14	_	20				
C′	189		197				
D	53		69				
E	_	50	_				
F	4		10				
G	22	_	28				
Н	4	_	12				
α	0°		10°				